Results for "((hardware/software partitioning)<in>metadata) and hot and profile"

e-mail printer friendly

Your search matched 5 of 1297674 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

((hardware/software partitioning)<in>metadata) and hot and profile

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

1. **Frequent loop detection using efficient nonintrusive on-chip hardware**
   Gordon-Ross, A.; Vahid, F.;
   Computers, IEEE Transactions on
   Volume 54, Issue 10, Oct. 2005 Page(s):1203 - 1215
   Digital Object Identifier 10.1109/TC.2005.165
   AbstractPlus | Full Text: PDF(1808 KB) **IEEE JNL**

2. **A branch-and-bound algorithm for hardware/software partitioning**
   Jigang, W.; Srikanthan Thambipillai;
   Signal Processing and Information Technology, 2004. Proceedings of the Fourth IEEE International Symposium on
   18-21 Dec. 2004 Page(s):526 - 529
   Digital Object Identifier 10.1109/ISSPIT.2004.1434407
   AbstractPlus | Full Text: PDF(203 KB) **IEEE CNF**

3. **A 4:2:2P@ML MPEG-2 video encoder board using an enhanced MP@ML video encoder LSI**
   Yoshitome, T.; Minami, T.; Ikeda, R.; Nitta, K.; Suguri, K.;
   Consumer Electronics, IEEE Transactions on
   Volume 45, Issue 4, Nov 1999 Page(s):1130 - 1133
   Digital Object Identifier 10.1109/30.809192
   AbstractPlus | Full Text: PDF(216 KB) **IEEE JNL**

4. **An automated approach to HW/SW-codesign [Hardware/software partitioning]**
   Hardt, W.;
   Partitioning in Hardware-Software Codesigns, IEE Colloquium on
   13 Feb 1995 Page(s):4/1 - 411
   AbstractPlus | Full Text: PDF(760 KB) **IEE CNF**

5. **Hardware/software partitioning for performance enhancement**
   Edwards, M.D.; Forrest, J.;
   Partitioning in Hardware-Software Codesigns, IEE Colloquium on
   13 Feb 1995 Page(s):2/1 - 2/5
   AbstractPlus | Full Text: PDF(360 KB) **IEE CNF**

View Selected Items

Results for "((hardware/software partitioning)<in>metadata)"
Your search matched 215 of 1297674 documents.
A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer friendly

» Search Options

View Session History

New Search

Modify Search

((hardware/software partitioning)<in>metadata)

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information View: 1-25 | 26-50 | 51-75 | 76-10(

1. **An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques**
Henkel, J.; Ernst, R.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 9, Issue 2, April 2001 Page(s):273 - 289
Digital Object Identifier 10.1109/92.924041
AbstractPlus | References | Full Text: PDF(464 KB) **IEEE JNL**

2. **A configurable logic architecture for dynamic hardware/software partitioning**
Lysecky, R.; Vahid, F.;
Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings
Volume 1, 16-20 Feb. 2004 Page(s):480 - 485 Vol.1
Digital Object Identifier 10.1109/DATE.2004.1268892
AbstractPlus | Full Text: PDF(243 KB) **IEEE CNF**

3. **Hardware/software partitioning of embedded systems with multiple hardware processes**
Hendry, D.C.; Sananikone, D.S.;
Computers and Digital Techniques, IEE Proceedings-
Volume 144, Issue 5, Sept. 1997 Page(s):285 - 294
AbstractPlus | Full Text: PDF(984 KB) **IEE JNL**

4. **An approach to hardware/software partitioning for multiple hardware devices model**
Pu Geguang; Zhao Xiangpeng; Wang Shuling; Qiu Zongyan; He Jifeng; Wang Yi;
Software Engineering and Formal Methods, 2004. SEFM 2004. Proceedings of the Second International Conference on
28-30 Sept. 2004 Page(s):376 - 385
Digital Object Identifier 10.1109/SEFM.2004.1347542
AbstractPlus | Full Text: PDF(923 KB) **IEEE CNF**

5. **Area/delay estimation for digital signal processor cores**
Miyaoka, Y.; Kataoka, Y.; Togawa, N.; Yanagisawa, M.; Ohtsuki, T.;
Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific
30 Jan.-2 Feb. 2001 Page(s):156 - 161
Digital Object Identifier 10.1109/ASPDAC.2001.913297
AbstractPlus | Full Text: PDF(524 KB) **IEEE CNF**

6. **A new approach to solving the hardware-software partitioning problem in embedded system design**
Engels, D.W.; Devadas, S.;
Integrated Circuits and Systems Design, 2000. Proceedings. 13th Symposium on
18-24 Sept. 2000 Page(s):275 - 280
Digital Object Identifier 10.1109/SBCCI.2000.876042
AbstractPlus | Full Text: PDF(492 KB) **IEEE CNF**

7. **A hardware/software partitioning algorithm for processor cores of digital signal processing**
Togawa, N.; Sakurai, T.; Yanagisawa, M.; Ohtsuki, T.;
Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific
18-21 Jan. 1999 Page(s):335 - 338 vol.1
Digital Object Identifier 10.1109/ASPDAC.1999.760027
AbstractPlus | Full Text: PDF(464 KB) **IEEE CNF**

8. **Hardware software partitioning with integrated hardware design space exploration**
Srinivasan, V.; Radhakrishnan, S.; Vemuri, R.;
Design, Automation and Test in Europe, 1998., Proceedings
23-26 Feb. 1998 Page(s):28 - 35
Digital Object Identifier 10.1109/DATE.1998.655833
AbstractPlus | Full Text: PDF(236 KB) **IEEE CNF**

9. **Hardware/software partitioning for telecommunications systems**
Rousseau, F.; Berge, J.-M.; Israel, M.;
Computer Software and Applications Conference, 1996. COMPSAC '96., Proceedings of 20th International
21-23 Aug. 1996 Page(s):483 - 488
Digital Object Identifier 10.1109/CMPSAC.1996.544617
AbstractPlus | Full Text: PDF(528 KB) **IEEE CNF**

10. **Hardware/software partitioning using integer programming**
Niemann, R.; Marwedel, P.;
European Design and Test Conference, 1996. ED&TC 96. Proceedings
11-14 March 1996 Page(s):473 - 479
Digital Object Identifier 10.1109/EDTC.1996.494343
AbstractPlus | Full Text: PDF(540 KB) **IEEE CNF**

11. **Adaptation of force-directed scheduling algorithm for hardware/software partitioning**
Rousseau, F.; Benzakki, J.; Berge, J.-M.; Israel, M.;
Rapid System Prototyping, 1995. Proceedings., Sixth IEEE International Workshop on
7-9 June 1995 Page(s):33 - 37
Digital Object Identifier 10.1109/IWRSP.1995.518568
AbstractPlus | Full Text: PDF(376 KB) **IEEE CNF**

12. **Accelerating embedded applications using dynamically reconfigurable hardware and evolutionary algorithms**
Harkin, J.; McGinnity, T.M.; Maguire, L.P.;
Field-Programmable Custom Computing Machines, 2000 IEEE Symposium on
17-19 April 2000 Page(s):321 - 322
Digital Object Identifier 10.1109/FPGA.2000.903436
AbstractPlus | Full Text: PDF(148 KB) **IEEE CNF**

13. **Hardware/software partitioning for multifunction systems**
Kalavade, A.; Subrahmanyam, P.A.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 17, Issue 9, Sept. 1998 Page(s):819 - 837
Digital Object Identifier 10.1109/43.720318
AbstractPlus | References | Full Text: PDF(512 KB) **IEEE JNL**

14. **Avalanche: an environment for design space exploration and optimization of low-power embedded systems**
Henkel, J.; Yanbing Li;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 10, Issue 4, Aug. 2002 Page(s):454 - 468
Digital Object Identifier 10.1109/TVLSI.2002.800524
AbstractPlus | References | Full Text: PDF(907 KB) **IEEE JNL**

15. **Hardware-software partitioning and pipelined scheduling of transformative applications**
Chatha, K.S.; Vemuri, R.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 10, Issue 3, June 2002 Page(s):193 - 208
Digital Object Identifier 10.1109/TVLSI.2002.1043323

AbstractPlus | References | Full Text: PDF(473 KB) **IEEE JNL**

☐ **16. Hardware/software partitioning of operating systems: focus on deadlock detection and avoidance**
Lee, J.J.; Mooney, V.J., III;
Computers and Digital Techniques, IEE Proceedings-
Volume 152, Issue 2, Mar 2005 Page(s):167 - 182
Digital Object Identifier 10.1049/ip-cdt:20045078
AbstractPlus | Full Text: PDF(886 KB) **IEE JNL**

☐ **17. Partitioning methodology for dynamically reconfigurable embedded systems**
Harkin, J.; McGinnity, T.M.; Maguire, L.P.;
Computers and Digital Techniques, IEE Proceedings-
Volume 147, Issue 6, Nov. 2000 Page(s):391 - 396
Digital Object Identifier 10.1049/ip-cdt:20000871
AbstractPlus | Full Text: PDF(524 KB) **IEE JNL**

☐ **18. Hardware-software partitioning in embedded system design**
Arato, P.; Juhasz, S.; Mann, Z.A.; Orban, A.; Papp, D.;
Intelligent Signal Processing, 2003 IEEE International Symposium on
4-6 Sept. 2003 Page(s):197 - 202
Digital Object Identifier 10.1109/ISP.2003.1275838
AbstractPlus | Full Text: PDF(475 KB) **IEEE CNF**

☐ **19. A hardware/software partitioning algorithm for SIMD processor cores**
Tachikake, K.; Togawa, N.; Miyaoka, Y.; Jinku Choi; Yanagisawa, M.; Ohtsuki, T.;
Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific
21-24 Jan. 2003 Page(s):135 - 140
Digital Object Identifier 10.1109/ASPDAC.2003.1195006
AbstractPlus | Full Text: PDF(699 KB) **IEEE CNF**

☐ **20. A detailed cost model for concurrent use with hardware/software co-design**
Ragan, D.; Sandborn, P.; Stoaks, P.;
Design Automation Conference, 2002. Proceedings. 39th
10-14 June 2002 Page(s):269 - 274
Digital Object Identifier 10.1109/DAC.2002.1012634
AbstractPlus | Full Text: PDF(895 KB) **IEEE CNF**

☐ **21. Partitioning framework for less restricted partitioning problems**
Hyunok Oh; Soonhoi Ha;
VLSI and CAD, 1999. ICVC '99. 6th International Conference on
26-27 Oct. 1999 Page(s):99 - 102
Digital Object Identifier 10.1109/ICVC.1999.820836
AbstractPlus | Full Text: PDF(304 KB) **IEEE CNF**

☐ **22. Hardware/software partitioning of multirate system using static scheduling theory**
Kamdem, R.; Fonkoua, A.; Zenatti, A.;
Computer Design, 1999. (ICCD '99) International Conference on
10-13 Oct. 1999 Page(s):640 - 645
Digital Object Identifier 10.1109/ICCD.1999.808609
AbstractPlus | Full Text: PDF(208 KB) **IEEE CNF**

☐ **23. Preference-driven hierarchical hardware/software partitioning**
Gang Quan; Xiaobo Hu; Greenwood, G.;
Computer Design, 1999. (ICCD '99) International Conference on
10-13 Oct. 1999 Page(s):652 - 657
Digital Object Identifier 10.1109/ICCD.1999.808611
AbstractPlus | Full Text: PDF(96 KB) **IEEE CNF**

☐ **24. High-level estimation techniques for usage in hardware/software co-design**
Henkel, J.; Ernst, R.;
Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific

10-13 Feb. 1998 Page(s):353 - 360
Digital Object Identifier 10.1109/ASPDAC.1998.669500

AbstractPlus | Full Text: PDF(828 KB) **IEEE CNF**

☐ **25. Loop pipelining in hardware-software partitioning**

Jinhwan Jeon; Kiyoung Choi;

Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific
10-13 Feb. 1998 Page(s):361 - 366
Digital Object Identifier 10.1109/ASPDAC.1998.669501

AbstractPlus | Full Text: PDF(680 KB) **IEEE CNF**

View Selected Items

View: 1-25 | 26-50 | 51-75 | 76-10(

Results for "((hardware/software partitioning)<in>metadata) and henkel"

e-mail printer friendly

Your search matched 35 of 1297674 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

((hardware/software partitioning)<in>metadata) and henkel

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information 1-25 | 26-3

1. **An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques**
Henkel, J.; Ernst, R.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 9, Issue 2, April 2001 Page(s):273 - 289
Digital Object Identifier 10.1109/92.924041
AbstractPlus | References | Full Text: PDF(464 KB) **IEEE JNL**

2. **Avalanche: an environment for design space exploration and optimization of low-power embedded systems**
Henkel, J.; Yanbing Li;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 10, Issue 4, Aug. 2002 Page(s):454 - 468
Digital Object Identifier 10.1109/TVLSI.2002.800524
AbstractPlus | References | Full Text: PDF(907 KB) **IEEE JNL**

3. **A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning**
Lysecky, R.; Vahid, F.;
Design, Automation and Test in Europe, 2005. Proceedings
2005 Page(s):18 - 23 Vol. 1
Digital Object Identifier 10.1109/DATE.2005.38
AbstractPlus | Full Text: PDF(128 KB) **IEEE CNF**

4. **A configurable logic architecture for dynamic hardware/software partitioning**
Lysecky, R.; Vahid, F.;
Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings
Volume 1, 16-20 Feb. 2004 Page(s):480 - 485 Vol.1
Digital Object Identifier 10.1109/DATE.2004.1268892
AbstractPlus | Full Text: PDF(243 KB) **IEEE CNF**

5. **A low power hardware/software partitioning approach for core-based embedded systems**
Henkel, J.;
Design Automation Conference, 1999. Proceedings. 36th
21-25 June 1999 Page(s):122 - 127
Digital Object Identifier 10.1109/DAC.1999.781296
AbstractPlus | Full Text: PDF(648 KB) **IEEE CNF**

6. **A methodology for minimizing power dissipation of embedded systems through hardware/software partitioning**
Henkel, J.;
VLSI, 1999. Proceedings. Ninth Great Lakes Symposium on
4-6 March 1999 Page(s):86 - 89

Digital Object Identifier 10.1109/GLSV.1999.757383

AbstractPlus | Full Text: PDF(168 KB) **IEEE CNF**

☐ **7. High-level estimation techniques for usage in hardware/software co-design**
Henkel, J.; Ernst, R.;
Design Automation Conference 1998. Proceedings of the ASP-DAC '98. Asia and South Pacific
10-13 Feb. 1998 Page(s):353 - 360
Digital Object Identifier 10.1109/ASPDAC.1998.669500

AbstractPlus | Full Text: PDF(828 KB) **IEEE CNF**

☐ **8. Fast timing analysis for hardware-software co-synthesis**
Ye, W.; Ernst, R.; Benner, T.; Henkel, J.;
Computer Design: VLSI in Computers and Processors, 1993. ICCD '93. Proceedings., 1993 IEEE International Conference on
3-6 Oct. 1993 Page(s):452 - 457
Digital Object Identifier 10.1109/ICCD.1993.393335

AbstractPlus | Full Text: PDF(500 KB) **IEEE CNF**

☐ **9. An approach to the adaptation of estimated cost parameters in the COSYMA system**
Herrmann, D.; Henkel, J.; Ernst, R.;
Hardware/Software Codesign, 1994., Proceedings of the Third International Workshop on
22-24 Sept. 1994 Page(s):100 - 107
Digital Object Identifier 10.1109/HSC.1994.336718

AbstractPlus | Full Text: PDF(428 KB) **IEEE CNF**

☐ **10. Hardware/software partitioning of embedded systems with multiple hardware processes**
Hendry, D.C.; Sananikone, D.S.;
Computers and Digital Techniques, IEE Proceedings-
Volume 144, Issue 5, Sept. 1997 Page(s):285 - 294

AbstractPlus | Full Text: PDF(984 KB) **IEE JNL**

☐ **11. Hardware-software cosynthesis for microcontrollers**
Ernst, R.; Henkel, J.; Benner, T.;
Design & Test of Computers, IEEE
Volume 10, Issue 4, Dec. 1993 Page(s):64 - 75
Digital Object Identifier 10.1109/54.245964

AbstractPlus | Full Text: PDF(980 KB) **IEEE JNL**

☐ **12. Hardware-software partitioning and pipelined scheduling of transformative applications**
Chatha, K.S.; Vemuri, R.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 10, Issue 3, June 2002 Page(s):193 - 208
Digital Object Identifier 10.1109/TVLSI.2002.1043323

AbstractPlus | References | Full Text: PDF(473 KB) **IEEE JNL**

☐ **13. Partitioning methodology for dynamically reconfigurable embedded systems**
Harkin, J.; McGinnity, T.M.; Maguire, L.P.;
Computers and Digital Techniques, IEE Proceedings-
Volume 147, Issue 6, Nov. 2000 Page(s):391 - 396
Digital Object Identifier 10.1049/ip-cdt:20000871

AbstractPlus | Full Text: PDF(524 KB) **IEE JNL**

☐ **14. Bluetooth security implementation based on software oriented hardware-software partition**
Gyongsu Lee; Sin-Chong Park;
Communications, 2005. ICC 2005. 2005 IEEE International Conference on
Volume 3, 16-20 May 2005 Page(s):2070 - 2074 Vol. 3
Digital Object Identifier 10.1109/ICC.2005.1494702

AbstractPlus | Full Text: PDF(214 KB) **IEEE CNF**

☐ **15. SGA - a self-adaptable granularity approach for hardware/software co-design**
Jin Chen; Qiang Wu; Jinian Bian; Hongxi Xue;

ASIC, 2003. Proceedings. 5th International Conference on
Volume 1, 21-24 Oct. 2003 Page(s):365 - 368 Vol.1
Digital Object Identifier 10.1109/ICASIC.2003.1277563

AbstractPlus | Full Text: PDF(327 KB) **IEEE CNF**

☐ **16. A tool for partitioning and pipelined scheduling of hardware-software systems**
Chatha, K.S.; Vemuri, R.;
System Synthesis, 1998. Proceedings. 11th International Symposium on
2-4 Dec. 1998 Page(s):145 - 151
Digital Object Identifier 10.1109/ISSS.1998.730616

AbstractPlus | Full Text: PDF(1428 KB) **IEEE CNF**

☐ **17. Integrated partitioning and scheduling for hardware/software co-design**
Huiqun Liu; Wong, D.F.;
Computer Design: VLSI in Computers and Processors, 1998. ICCD '98. Proceedings., International Conference on
5-7 Oct. 1998 Page(s):609 - 614
Digital Object Identifier 10.1109/ICCD.1998.727125

AbstractPlus | Full Text: PDF(220 KB) **IEEE CNF**

☐ **18. A Hardware/software Partitioned Using A Dynamically Determined Granularity**
Henkel, J.; Ernst, R.;
Design Automation Conference, 1997. Proceedings of the 34th
June 9-13, 1997 Page(s):691 - 696

AbstractPlus | Full Text: PDF(640 KB) **IEEE CNF**

☐ **19. Partitioning and pipelining for performance-constrained hardware/software systems**
Bakshi, S.; Gajski, D.D.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 7, Issue 4, Dec. 1999 Page(s):419 - 432
Digital Object Identifier 10.1109/92.805749

AbstractPlus | References | Full Text: PDF(212 KB) **IEEE JNL**

☐ **20. Integrating communication protocol selection with hardware/software codesign**
Knudsen, P.V.; Madsen, J.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 18, Issue 8, Aug. 1999 Page(s):1077 - 1095
Digital Object Identifier 10.1109/43.775629

AbstractPlus | References | Full Text: PDF(336 KB) **IEEE JNL**

☐ **21. Hardware-software partitioning: a case for constraint satisfaction**
Mitra, R.S.; Basu, A.;
Intelligent Systems and Their Applications, IEEE [see also IEEE Intelligent Systems]
Volume 15, Issue 1, Jan.-Feb. 2000 Page(s):54 - 63
Digital Object Identifier 10.1109/5254.820330

AbstractPlus | References | Full Text: PDF(1256 KB) **IEEE JNL**

☐ **22. Codex-dp: co-design of communicating systems using dynamic programming**
Jui-Ming Chang; Pedram, M.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 19, Issue 7, July 2000 Page(s):732 - 744
Digital Object Identifier 10.1109/43.851989

AbstractPlus | References | Full Text: PDF(244 KB) **IEEE JNL**

☐ **23. Evolutionary approach to hardware/software partitioning**
Hu, X.; Greenwood, G.;
Computers and Digital Techniques, IEE Proceedings-
Volume 145, Issue 3, May 1998 Page(s):203 - 209

AbstractPlus | Full Text: PDF(772 KB) **IEE JNL**

☐ **24. Software/Hardware Partition in Multiple Processors Embedded System**
Na Li; Yan-Jun Fang;

Machine Learning and Cybernetics, 2005. Proceedings of 2005 International Conference on
Volume 1, 18-21 Aug. 2005 Page(s):165 - 170

AbstractPlus | Full Text: PDF(360 KB) **IEEE CNF**

☐ **25. An embedded SOPC system using automation design**
Qingxu Deng; Hai Xu; Shuisheng Wei; Yu Han; Ge Yu;
Parallel Processing, 2005. ICPP 2005 Workshops. International Conference Workshops on
14-17 June 2005 Page(s):232 - 239
Digital Object Identifier 10.1109/ICPPW.2005.24

AbstractPlus | Full Text: PDF(328 KB) **IEEE CNF**

View Selected Items

1-25 | 26-3

Results for "((hardware/software partitioning)<in>metadata) and edwards"

e-mail printer friendly

Your search matched 5 of 1297674 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

((hardware/software partitioning)<in>metadata) and edwards

Check to search only within this results set

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Display Format: Citation Citation & Abstract

Select Article Information

1. **Rapid prototyping of mixed hardware and software systems**
Edwards, M.; Fozard, B.;
Digital System Design, 2002. Proceedings. Euromicro Symposium on
4-6 Sept. 2002 Page(s):118 - 125
Digital Object Identifier 10.1109/DSD.2002.1115359
AbstractPlus | Full Text: PDF(573 KB) **IEEE CNF**

2. **Partitioning methodology for dynamically reconfigurable embedded systems**
Harkin, J.; McGinnity, T.M.; Maguire, L.P.;
Computers and Digital Techniques, IEE Proceedings-
Volume 147, Issue 6, Nov. 2000 Page(s):391 - 396
Digital Object Identifier 10.1049/ip-cdt:20000871
AbstractPlus | Full Text: PDF(524 KB) **IEE JNL**

3. **An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques**
Henkel, J.; Ernst, R.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 9, Issue 2, April 2001 Page(s):273 - 289
Digital Object Identifier 10.1109/92.924041
AbstractPlus | References | Full Text: PDF(464 KB) **IEEE JNL**

4. **Hardware/software partitioning for performance enhancement**
Edwards, M.D.; Forrest, J.;
Partitioning in Hardware-Software Codesigns, IEE Colloquium on
13 Feb 1995 Page(s):2/1 - 2/5
AbstractPlus | Full Text: PDF(360 KB) **IEE CNF**

5. **A heterogeneous and distributed co-simulation environment [hardware/software]**
Amory, A.; Moraes, F.; Oliveira, L.; Calazans, N.; Hessel, F.;
Integrated Circuits and Systems Design, 2002. Proceedings. 15th Symposium on
9-14 Sept. 2002 Page(s):115 - 120
Digital Object Identifier 10.1109/SBCCI.2002.1137646
AbstractPlus | Full Text: PDF(399 KB) **IEEE CNF**

View Selected Items

Indexed by Inspec

Sign in

Google Web Images Groups News Froogle Local more »
hot code profiling FPGA accelerate executio Search Advanced Search Preferences

Web Results **1** - **10** of about **15,200** for **hot code profiling FPGA accelerate execution**. (**0.90** seconds)

FPGA Journal
Identifies **hot** spots in algorithms through detailed **profiling** and reduces ...
before implementing the **accelerated** design on a Xilinx(R) Virtex-II(TM) **FPGA**. ...
www.**fpga**journal.com/news_stories2004/Aug/20040823_02.htm - 17k - Cached - Similar pages

Using PLDs for Algorithm **Acceleration** - Faster, Better, Cheaper
How much **acceleration** can you expect from adding an **FPGA**? ... The developer
analyzes the application **code profile** around areas of congestion to determine ...
www.us.design-reuse.com/articles/article11254.html - 78k - Jan 13, 2006 - Cached - Similar pages

MPEG-4 is **accelerated** and footprint reduced by use of a ...
Hot Corners. DSP on **FPGA** NEW · Structured ASIC · Verification IP NEW ...
Code profiling indicated the main functions in the **code** that consumed the largest ...
www.us.design-reuse.com/articles/article5557.html - 68k - Cached - Similar pages
[More results from www.us.design-reuse.com]

Chip Design Magazine
Using a one-line **code** optimization, this **execution** time can be **accelerated** further
by a factor of ~1.7. But software modifications were specifically ...
www.chipdesignmag.com/display.php?articleId=66&issueId=9 - 52k - Cached - Similar pages

[PDF] Market Overview
File Format: PDF/Adobe Acrobat - View as HTML
Designers with existing application software **code** can **profile**. the application,
identify **hot** spots, add new instructions and. **execution** units to optimize ...
www.tensilica.com/pdf/xtensa_6.pdf - Similar pages

[PDF] Hardware/Software Co-Verification Hardware/Software Co-Verification
File Format: PDF/Adobe Acrobat - View as HTML
memory **hot** spots, and software **code profiling**. ... they increase the rate of
software **execution**. by directing Seamless **FPGA** to access ...
www.mentor.com/products/fv/news/upload/Xcell_Q3_2005_coverification_Nelson-2.pdf - Similar pages

Poseidon Design Systems Introduces ESL Tools That Analyze ...
Identifies **hot** spots in algorithms through detailed **profiling** and reduces power
... before implementing the **accelerated** design on a Xilinx® Virtex-IIT **FPGA**. ...
www.cimdata.com/newsletter/2004/34/04/34.04.08.htm - 12k - Cached - Similar pages

ese - Article viewer
... configuration data of an **FPGA**-like device that is used to **accelerate** the decoding.
... **Profiling** of the **code** on the target processor provides either the ...
www.esemagazine.co.uk/common/viewer/archive/2004/May/5/feature2.phtm - 22k - Cached - Similar pages

EDN hands-on project: **Accelerate** your performance - 11/11 ...
You can implement custom hardware **acceleration** with a discrete **FPGA** interfaced to a
... After identifying what **code** to **accelerate** and deciding whether to ...
www.edn.com/article/CA476908.html - Similar pages

Architectural-design considerations for implementing hardware ...
Although the insertion of **profiling code** can slow and intrusively affect the
application performance, it will, as a first approximation, locate the main **hot** ...
www.edn.com/article/CA6258598.html - Similar pages
[More results from www.edn.com]

Try your search again on Google Book Search

Goooooooooogle ▶
Result Page: 1 2 3 4 5 6 7 8 9 10

Sign in

Google Web Images Groups News Froogle Local more »
hot code profiling FPGA accelerate executio Search Advanced Search Preferences

Web Results **11** - **20** of about **15,200** for **hot code profiling FPGA accelerate execution**. (**0.40** seconds)

networkZONE Product Review: Stretch, Inc. S5000 Family of Software ...
First, the software developer identifies **hot** spots using Stretch's **profiling** tool.
Then the C/C++ source **code** from the **hot** spot is automatically compiled ...
www.analogzone.com/netp0426a.htm - 20k - Cached - Similar pages

Xcell Journal Online -- Hardware/Software Coverification article ...
Seamless **FPGA** co-verification enables you to remove synthesis and place and ...
Cache efficiency and memory **hot** spots; **Code execution** and duration at the ...
www.xilinx.com/publications/xcellonline/xcell_54/xc_coverification54.htm - 34k - Cached - Similar pages

FPGA Design, Development and Programming Tutorial - Tutorial ...
LabVIEW **FPGA** Module includes an Interrupt function, shown in Figure 7, to facilitate
synchronization of **execution** timing and data transfer with the LabVIEW ...
zone.ni.com/devzone/conceptd.nsf/webmain/C3D880113CCECD7486256F9A0000F0B4 - 57k - Jan 12, 2006 - Cached - Similar pages

Improving Java performance using hardware translation
... "Shade: A Fast Instruction-Set Simulator for **Execution Profiling**, SMLI TR-93-12
... 30 Chicory Systems, "A Comparison of Java **Acceleration** Technologies. ...
portal.acm.org/citation.cfm?id=377792.377901 - Similar pages

> Improving Java performance using hardware translation
> ... "Shade: A Fast Instruction-Set Simulator for **Execution Profiling**, ...
> James Parnis , Gareth Lee, Exploiting **FPGA** concurrency to enhance JVM performance, ...
> portal.acm.org/citation.cfm?id=377901 - Similar pages
> [More results from portal.acm.org]

[PDF] Reconfigurable Computing Reconfigurable Computing for for User ...
File Format: PDF/Adobe Acrobat - View as HTML
Online **Profiling**. Prediction based on current. **execution** window of program ...
hot path head. n. Traverse the object **code**,. starting with the candidate ...
www.cecs.uci.edu/eve_symposiums_details/presentations/2.2_Yasuura.pdf - Similar pages

Real-Time & Embedded Computing Conference
This presentation discusses how **FPGA** technologies are being exploited in next
... See how the xtUML **profile**, which adds abstract **execution** semantics to UML, ...
www.rtecc.com/chicago/index.php?p=conferences - 41k - Cached - Similar pages

> Real-Time & Embedded Computing Conference
> See how the xtUML **profile**, which adds abstract **execution** semantics to UML, ...
> This presentation discusses how **FPGA** technologies are being exploited in next ...
> www.rtecc.com/minneapolis/index.php?p=conferences - 38k - Cached - Similar pages
> [More results from www.rtecc.com]

ESE Magazine
... tool generates the framework for source **code** and the **profiling** tool uncovers
... CoDeveloper provides C to RTL design and compilation for various **FPGA** ...
www.demosondemand.com/dod/proddemos/embedded/index.aspx?affiliate_id=CIIC&no_wrapper=false - 65k - Cached - Similar pages

[PDF] Using Hardware **Acceleration** to Optimize Software-Based Embedded ...
File Format: PDF/Adobe Acrobat - View as HTML
are not accurate due to the insertion of **profiling code** into the application.
System level. simulation provides a more accurate way of determining **hot** spots ...
www.quicklogic.com/images/Optimizing_Embedded_Systems_WP.pdf - Similar pages

◀ Goooooooooogle ▶
Result Page: **Previous** 1 2 3 4 5 6 7 8 9 10 11 **Next**